 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Product Description The XD010-EVAL connectorized fixture supports test and measurement of the XD series of LDMOS modules available from Sirenza. The fixture includes convenient SMA female RF connectors along with a DC header to facilitate amplifier characterization, or rapid system prototyping. The test circuit is mounted on an aluminum heatsink that requires forced air cooling to ensure proper device operating temperatures. XD010-EVAL Test Fixture for Sirenza XD Module Series * * * * * * Basic Bill of Materials Manufacturer Mfg Part # Product Features 50 Ohm SMA (F) Interface Integrated Aluminum Heatsink Supports D2, D4, and D5 packages Applications Product Test and Evaluation Rapid System Prototyping Product Qualification Item Description Qty Ref Des Kemet Johanson Technology Panasonic AVX ATC Johanson Technology Johnson Comp Amp Various Various Various T494D106M035AS 101R18W104KV4E ECJ2YB1H104K 06031C102JAT2A 600S680JT250XT 101R18W102KV4E 142-0751-821 640455-6 CAP, 10 UF, 35V, 20%, TANT, ELECT, D CAP, 0.1 UF,100V,10%,1206,LEAD FREE CAP, 0.1 UF, 50V, 10%, 0805 CAP, 1000 PF, 100V, 10%, 0603 CAP, 68PF,250V,5%,0603,LF LEAD FREE CAP, 1000 PF,100V,10%,1206,LEAD FREE CONNECTOR,SMA END,0.037 JOHNSON COMP CONNECTOR, MTA,SMD,R/A,6 PIN WASHER, #4 LOCK, SPLIT, S S WASHER, #4 NARROW, .125 ID, .250 OD, .019 T, SS SCREW, #4-40 PHILLIPS PAN HEAD, 5/16, SS PCB, XD010-EVAL Heatsink - Extruded Aluminum, machined 2 2 2 2 2 2 2 1 6 6 6 1 1 C1,C10 C2,C20 C21,C22 C23,C24 C25,C26 C3,C30 J1,J2 J3 Rogers 4350, er=3.48, 30 mils thick, 1 oz Cu both sides Wakefield 2063-HS Extrusion The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or omissions. Sirenza Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any thrid party. Sirenza Microdevices does not authorize or warrant any Sirenza Microdevices product for use in life-support devices and/or systems. Copyright 2003 Sirenza Microdevices, Inc. All worldwide rights reserved. 303 S. Technology Court, Broomfield, CO 80021 Phone: (800) SMI-MMIC 1 http://www.sirenza.com EDS-103395 Rev D XD010-EVAL Test Fixture J3 - Pin Description Pin # 1 2 3 4 5 6 Function VG1 Gnd VD1 Vx VG2 VD2 Description Gate control for stage 1. Sets the quiecent bias current on Pin 3 of the XD Module. Typical values 4.0 - 4.4Vdc. This pin is not used with D2 and D4 modules. DC ground for D package module. Also connected to RF ground. Drain voltage for the first stage. Nominally +28Vdc. Not used. Gate control for stage 2. Sets the quiecent bias current on Pin 5. Typical values 4.0 - 4.4Vdc. This pin is not used with D2 and D4 modules. Drain voltage for the second stage. Nominally +28Vdc Test Board Layout 303 S. Technology Court Broomfield, CO 80021 Phone: (800) SMI-MMIC 2 http://www.sirenza.com EDS-103395 Rev D XD010-EVAL Test Fixture Heatsink Diagram To receive Gerber files, DXF drawings, a detailed BOM, and assembly recommendations for the test board with fixture, contact applications support at support@sirenza.com. 303 S. Technology Court Broomfield, CO 80021 Phone: (800) SMI-MMIC 3 http://www.sirenza.com EDS-103395 Rev D |
Price & Availability of XD010-EVAL
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |